Field-programmable gate array

Results: 1389



#Item
211Kohoku / Kōhoku-ku /  Yokohama / Kanagawa Prefecture / Field-programmable gate array / Keio University / Electronics / Electronic engineering / Computer architecture / Embedded systems / Firmware / BIOS

Microsoft Word - KEIO-NEC-SL-2KC20Cdoc

Add to Reading List

Source URL: dcimovies.com

Language: English - Date: 2015-02-12 01:45:43
212Binary arithmetic / Linear feedback shift register / A5/1 / Cellular automaton / Field-programmable gate array / Digital electronics / Block cipher / XOR gate / Cryptography / Electronic engineering / Stream ciphers

Cryptography with Asynchronous Logic Automata Peter Schmidt-Nielsen, Kailiang Chen, Jonathan Bachrach, Scott Greenwald, Forrest Green, and Neil Gershenfeld MIT Center for Bits and Atoms, Cambridge, MA

Add to Reading List

Source URL: www.cba.mit.edu

Language: English - Date: 2011-12-17 09:30:36
213Computer networking / Electronics / Reconfigurable computing / Fabless semiconductor companies / Field-programmable gate array / Packet Processing / Content filtering / Xilinx / Firewall / Computing / Electronic engineering / Computer network security

ICIC Express Letters Part B: Applications Volume 1, Number 1, September 2010 c ICIC International 2010

Add to Reading List

Source URL: www.ijicic.org

Language: English - Date: 2010-07-31 02:25:30
214Concurrent computing / Input queue / OpenFlow / Transmission Control Protocol / FIFO / Throughput / Network switch / Field-programmable gate array / Packet Processing / Computing / Scheduling algorithms / Network performance

Energy saving for OpenFlow switch on the NetFPGA platform based on queue engineering

Add to Reading List

Source URL: www.springerplus.com

Language: English
215BIOS / Booting / Secure Digital / Small form-factor pluggable transceiver / Universal Serial Bus / Linux kernel / Field-programmable gate array / Device driver / Computer hardware / Computing / Software

SPEC Demonstration Package: User Manual September 2011 Document edited for CERN by Alessandro Rubini. i

Add to Reading List

Source URL: www.ohwr.org

Language: English
216Computer network security / Cyberwarfare / Social engineering / Spyware / Physical Unclonable Function / Computer security / Field-programmable gate array / Security / Trojan horses / Hardware Trojan

HOST2nd IEEE International Workshop on Hardware-Oriented Security and Trust July 27, 2009, Moscone Center, Room 304, San Francisco, CA

Add to Reading List

Source URL: www.engr.uconn.edu

Language: English - Date: 2009-10-29 22:42:52
217Embedded systems / Nios II / Sopc builder / Field-programmable gate array / Nios embedded processor / Joint Test Action Group / National Institute of Open Schooling / Microcontroller / Altera / Electronic engineering / Electronics / Education

Microsoft Word - DKAN0010A.doc

Add to Reading List

Source URL: www.digikey.com

Language: English - Date: 2011-01-11 11:24:03
218Computing / Reconfigurable computing / Computer hardware / Clone High / Prom / University of Hong Kong / Xilinx / Non-volatile memory / Computer memory / Electronic engineering / Field-programmable gate array

Introduction n  Saving FPGA Designs to the PROM of the Basys2 Board

Add to Reading List

Source URL: www.eee.hku.hk

Language: English - Date: 2012-12-03 04:03:41
219Computer memory / EEPROM / I²C / Serial Peripheral Interface Bus / Zero insertion force / Field-programmable gate array / Microcontrollers / Atmel AVR / Computer hardware / Non-volatile memory / CPU sockets

USING THE SERIAL EEPROM ADAPTER The serial eeprom adapter (part#ASEREE2) allows the Andromeda Research EPROM+ programming system to read and program all standard 8 pin serial eeproms in a dip package. The adapter uses a

Add to Reading List

Source URL: www.arlabs.com

Language: English - Date: 2014-02-13 22:42:12
220Computer architecture / Central processing unit / Dynamic random-access memory / Digital electronics / Field-programmable gate array / Cell / Parallel computing / Microprocessor / CPU cache / Computer hardware / Computer memory / Electronic engineering

An FPGA architecture for DRAM-based systolic computations Norman Margolus Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory Abstract

Add to Reading List

Source URL: people.csail.mit.edu

Language: English - Date: 2005-01-16 13:05:57
UPDATE